

16-Ch/Dual 8-Ch High-Performance CMOS Analog Multiplexers

DESCRIPTION

The DG406 is a 16-channel single-ended analog multiplexer designed to connect one of sixteen inputs to a common output as determined by a 4-bit binary address. The DG407 selects one of eight differential inputs to a common differential output. Break-before-make switching action protects against momentary shorting of inputs.

An on channel conducts current equally well in both directions. In the off state each channel blocks voltages up to the power supply rails. An enable (EN) function allows the user to reset the multiplexer/demultiplexer to all switches off for stacking several devices. All control inputs, address (A_x) and enable (EN) are TTL compatible over the full specified operating temperature range.

Applications for the DG406/407 include high speed data acquisition, audio signal switching and routing, ATE systems, and avionics. High performance and low power dissipation make them ideal for battery operated and remote instrumentation applications. For additional application information order Faxback document numbers 70601 and 70604.

Designed in the 44 V silicon-gate CMOS process, the absolute maximum voltage rating is extended to 44 volts, allowing operation with ± 20 V supplies. Additionally single (12 V) supply operation is allowed. An epitaxial layer prevents latchup.

For applications information please request FaxBack documents 70601 and 70604.

FEATURES

- Low On-Resistance - $r_{DS(on)}$: 50 Ω
- Low Charge Injection - Q: 15 pC
- Fast Transition Time - t_{TRANS} : 200 ns
- Low Power: 0.2 mW
- Single Supply Capability
- 44 V Supply Max Rating



RoHS*
COMPLIANT

BENEFITS


- Higher Accuracy
- Reduced Glitching
- Improved Data Throughput
- Reduced Power Consumption
- Increased Ruggedness
- Wide Supply Ranges: ± 5 V to ± 20 V

APPLICATIONS


- Data Acquisition Systems
- Audio Signal Routing
- Medical Instrumentation
- ATE Systems
- Battery Powered Systems
- High-Rel Systems
- Single Supply Systems

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION

DG406 Dual-In-Line and SOIC Wide-Body




DG407 Dual-In-Line and SOIC Wide-Body




* Pb containing terminations are not RoHS compliant, exemptions may apply

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION

DG406



DG407



TRUTH TABLE - DG406					
A ₃	A ₂	A ₁	A ₀	EN	On Switch
X	X	X	X	0	None
0	0	0	0	1	1
0	0	0	1	1	2
0	0	1	0	1	3
0	0	1	1	1	4
0	1	0	0	1	5
0	1	0	1	1	6
0	1	1	0	1	7
0	1	1	1	1	8
1	0	0	0	1	9
1	0	0	1	1	10
1	0	1	0	1	11
1	0	1	1	1	12
1	1	0	0	1	13
1	1	0	1	1	14
1	1	1	0	1	15
1	1	1	1	1	16

TRUTH TABLE - DG407				
A ₂	A ₁	A ₀	EN	On Switch Pair
X	X	X	0	None
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

Logic "0" = V_{AL} ≤ 0.8 V
 Logic "1" = V_{AH} ≥ 2.4 V
 X = Do not Care

ORDERING INFORMATION - DG406		
Temp Range	Package	Part Number
- 40 to 85 °C	28-Pin Plastic DIP	DG406DJ DG406DJ-E3
	28-Pin PLCC	DG406DN DG406DN-T1-E3
	28-Pin Widebody SOIC	DG406DW DG406DW-E3

ORDERING INFORMATION - DG407		
Temp Range	Package	Part Number
- 40 to 85 °C	28-Pin Plastic DIP	DG407DJ DG407DJ-E3
	28-Pin PLCC	DG407DN DG407DN-T1-E3
	28-Pin Widebody SOIC	DG407DW DG407DW-E3



ABSOLUTE MAXIMUM RATINGS			
Parameter		Limit	Unit
Voltages Referenced to V-	V+	44	V
	GND	25	
Digital Inputs ^a , V _S , V _D		(V-) - 2 V to (V+) + 2 V or 20 mA, whichever occurs first	
Current (Any Terminal)		30	mA
Peak Current, S or D (Pulsed at 1 ms, 10 % Duty Cycle Max)		100	
Storage Temperature	(AK, AZ Suffix)	- 65 to 150	°C
	(DJ, DN Suffix)	- 65 to 125	
Power Dissipation (Package) ^b	28-Pin Plastic DIP ^b	625	mW
	28-Pin CerDIP ^d	1.2	W
	28-Pin Plastic PLCC ^c	450	mW
	LCC-28 ^e	1.35	W
	28-Pin Widebody SOIC	450	mW

Notes:

- a. Signals on SX, DX or INX exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads soldered or welded to PC board.
- c. Derate 6 mW/°C above 75°C.
- d. Derate 12 mW/°C above 75°C.
- e. Derate 13.5 mW/°C above 75°C .



SPECIFICATIONS ^a										
Parameter	Symbol	Test Conditions Unless Otherwise Specified V ₊ = 15 V, V ₋ = -15 V V _{AL} = 0.8 V, V _{AH} = 2.4 V ^f		Temp ^b	Typ ^c	A Suffix -55 to 125 °C		D Suffix -40 to 85 °C		Unit
						Min ^d	Max ^d	Min ^d	Max ^d	
Analog Switch										
Analog Signal Range ^e	V _{ANALOG}			Full		-15	15	-15	15	V
Drain-Source On-Resistance	r _{DS(on)}	V _D = ±10 V, I _S = -10 mA Sequence Each Switch On		Room Full	50		100 125		100 125	Ω
r _{DS(on)} Matching Between Channels ^g	Δr _{DS(on)}	V _D = ±10 V		Room	5					%
Source Off Leakage Current	I _{S(off)}	V _{EN} = 0 V V _D = ±10 V V _S = ±10 V		Room Full	0.01	-0.5 -50	0.5 50	-0.5 -5	0.5 5	nA
Drain Off Leakage Current	I _{D(off)}		DG406	Room Full	0.04	-1 -200	1 200	-1 -40	1 40	
			DG407	Room Full	0.04	-1 -100	1 100	-1 -20	1 20	
Drain On Leakage Current	I _{D(on)}	V _S = V _D = ±10 Sequence Each Switch On		DG406 Room Full	0.04	-1 -200	1 200	-1 -40	1 40	nA
				DG407 Room Full	0.04	-1 -100	1 100	-1 -20	1 20	
Digital Control										
Logic High Input Voltage	V _{INH}			Full		2.4		2.4		V
Logic Low Input Voltage	V _{INL}			Full			0.8		0.8	V
Logic High Input Current	I _{AH}	V _A = 2.4 V, 15 V		Full		-1	1	-1	1	μA
Logic Low Input Current	I _{AL}	V _{EN} = 0 V, 2.4 V, V _A = 0 V		Full		-1	1	-1	1	μA
Logic Input Capacitance	C _{in}	f = 1 MHz		Room	7					pF
Dynamic Characteristics										
Transition Time	t _{TRANS}	See Figure 2		Room Full	200		350 450		350 450	ns
Break-Before-Make Interval	t _{OPEN}	See Figure 4		Room Full	50	25 10		25 10		
Enable Turn-On Time	t _{ON(EN)}	See Figure 3		Room Full	150		200 400		200 400	
Enable Turn-Off Time	t _{OFF(EN)}			Room Full	70		150 300		150 300	
Charge Injection	Q	V _S = 0 V, C _L = 1 nF, R _S = 0 Ω		Room	15					pC
Off Isolation ^h	OIRR	V _{EN} = 0 V, R _L = 1 kΩ f = 100 kHz		Room	-69					dB
Source Off Capacitance	C _{S(off)}	V _{EN} = 0 V, V _S = 0 V, f = 1 MHz		Room	8					pF
Drain Off Capacitance	C _{D(off)}	V _{EN} = 0 V V _D = 0 V f = 1 MHz		Room	130					
			DG407	Room	65					
Drain On Capacitance	C _{D(on)}		DG406	Room	140					
				DG407	Room	70				
Power Supplies										
Positive Supply Current	I ₊	V _{EN} = V _A = 0 or 5 V		Room Full	13		30 75		30 75	μA
Negative Supply Current	I ₋			Room Full	-0.01	-1 -10		-1 -10		
Positive Supply Current	I ₊	V _{EN} = 2.4 V, V _A = 0 V		Room Full	50		500 900		500 700	
Negative Supply Current	I ₋			Room Full	-0.01	-20 -20		-20 -20		









SPECIFICATIONS^a (FOR SINGLE SUPPLY)										
Parameter	Symbol	Test Conditions Unless Otherwise Specified V ₊ = 12 V, V ₋ = 0 V V _{AL} = 0.8 V, V _{AH} = 2.4 V ^f		Temp ^b	Typ ^c	A Suffix - 55 to 125 °C		D Suffix - 40 to 85 °C		Unit
						Min ^d	Max ^d	Min ^d	Max ^d	
Analog Switch										
Analog Signal Range ^e	V _{ANALOG}			Full		0	12	0	12	V
Drain-Source On-Resistance	r _{DS(on)}	V _D = 3 V, 10 V, I _S = - 1 mA Sequence Each Switch On		Room	90		120		120	Ω
r _{DS(on)} Matching Between Channels ^g	Δr _{DS(on)}			Room	5					%
Source Off Leakage Current	I _{S(off)}	V _{EN} = 0 V		Room	0.01					nA
Drain Off Leakage Current	I _{D(off)}	V _D = 10 V or 0.5 V		DG406	Room	0.04				
		V _S = 0.5 V or 10 V		DG407	Room	0.04				
Drain On Leakage Current	I _{D(on)}	V _S = V _D = ± 10 V Sequence Each Switch On		DG406	Room	0.04				
				DG407	Room	0.04				
Dynamic Characteristics										
Switching Time of Multiplexer	t _{OPEN}	V _{S1} = 8 V, V _{S8} = 0 V, V _{IN} = 2.4 V		Room	300		450		450	ns
Enable Turn-On Time	t _{ON(EN)}	V _{INH} = 2.4 V, V _{INL} = 0 V		Room	250		600		600	
Enable Turn-Off Time	t _{OFF(EN)}	V _{S1} = 5 V		Room	150		300		300	
Charge Injection	Q	C _L = 1 nF, V _S = 6 V, R _S = 0		Room	20					pC
Power Supplies										
Positive Supply Current	I ₊	V _{EN} = 0 V or 5 V, V _A = 0 V or 5 V		Room	13		30		30	μA
Negative Supply Current	I ₋			Full			75		75	
				Room	- 0.01	- 20		- 20		
				Full		- 20		- 20		

Notes:


- a. Refer to PROCESS OPTION FLOWCHART.
- b. Room = 25 °C, Full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- e. Guaranteed by design, not subject to production test.
- f. V_{IN} = input voltage to perform proper function.
- g. Δr_{DS(on)} = r_{DS(on)} MAX - r_{DS(on)} MIN.
- h. Worst case isolation occurs on Channel 4 due to proximity to the drain pin.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted




TYPICAL CHARACTERISTICS $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted




Switching Times vs. Single Supply




Charge Injection vs. Analog Voltage




Off-Isolation vs. Frequency



Supply Currents vs. Switching Frequency



$t_{\text{ON}}/t_{\text{OFF}}$ vs. Temperature



Switching Threshold vs. Supply Voltage

SCHEMATIC DIAGRAM (TYPICAL CHANNEL)





Figure 1.

TEST CIRCUITS



* = S_{1a} - S_{8a}, S_{2b} S_{±7b}, D_a




Figure 2. Transition Time

TEST CIRCUITS





Figure 3. Enable Switching Time





Figure 4. Break-Before-Make Interval

APPLICATIONS HINTS

Sampling speed is limited by two consecutive events: the transition time of the multiplexer, and the settling time of the sampled signal at the output.

t_{TRANS} is given on the data sheet. Settling time at the load depends on several parameters: $r_{DS(on)}$ of the multiplexer, source impedance, multiplexer and load capacitances, charge injection of the multiplexer and accuracy desired.

The settling time for the multiplexer alone can be derived from the model shown in Figure 5. Assuming a low impedance signal source like that presented by an op amp or a buffer amplifier, the settling time of the RC network for a given accuracy is equal to $n\tau$:

% ACCURACY	# BITS	N
0.25	8	6
0.012	12	9
0.0017	15	11




Figure 5. Simplified Model of One Multiplexer Channel

The maximum sampling frequency of the multiplexer is:

$$f_s = \frac{1}{N(t_{SETTLING} + t_{TRANS})} \tag{1}$$

where N = number of channels to scan

$$t_{SETTLING} = n\tau = n \times r_{DS(on)} \times C_{D(on)}$$

For the DG406 then, at room temp and for 12-bit accuracy, using the maximum limits:

$$f_s = \frac{1}{16 (9 \times 100 \Omega \times 10^{-12} F) + 300 \times 10^{-12} s} \tag{2}$$

or

$$f_s = 694 \text{ kHz} \tag{3}$$

From the sampling theorem, to properly recover the original signal, the sampling frequency should be more than twice the maximum component frequency of the original signal. This assumes perfect bandlimiting. In a real application sampling at three to four times the filter cutoff frequency is a good practice.

Therefore from equation 2 above:

$$f_c = \frac{1}{4} \times f_s = 173 \text{ kHz} \tag{4}$$

From this we can see that the DG406 can be used to sample 16 different signals whose maximum component frequency can be as high as 173 kHz. If for example, two channels are used to double sample the same incoming signal then its cutoff frequency can be doubled.

APPLICATIONS HINTS

The block diagram shown in Figure 6 illustrates a typical data acquisition front end suitable for low-level analog signals. Differential multiplexing of small signals is preferred since this method helps to reject any common mode noise. This is especially important when the sensors are located at a distance and it may eliminate the need for individual

amplifiers. A low $r_{DS(on)}$, low leakage multiplexer like the DG407 helps to reduce measurement errors. The low power dissipation of the DG407 minimizes on-chip thermal gradients which can cause errors due to temperature mismatch along the parasitic thermocouple paths. Please refer to Application Note AN203 for additional information.




Figure 6. Measuring low-level analog signals is more accurate when using a differential multiplexing technique.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?70061>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.